This work proposes a 10 b 200 MS/s 1.8 mm 2 83 mW 0.13 µm CMOS ADC based on highly linear integrated capacitors for highquality video system applications such as next-generation DTV and radar vision and wireless communication system applications such as WLAN, WiMax, SDR, LMDS, and MMDS simultaneously requiring low voltage, low power, and small area at high speed. The proposed 3-stage pipeline ADC optimizes chip area and power dissipation at the target resolution and sampling rate. 
Introduction
The recent advance of deep submicron-or nanometerscale device manufacturing technologies and super highspeed digital signal processing techniques has accelerated the System-on-a-Chip (SoC) trend to integrate many complicated analog and digital VLSI circuits in a single chip. High-resolution, high-speed, low-cost CMOS A/D converters (ADCs) for critical system interface have also been in high demand. Particularly, the ADCs for high-quality video displays and wireless communication systems such as nextgeneration Digital TV (DTV) with Ultra eXtended Graphics Array (UXGA) resolution, radar vision, IEEE 802. ously with low voltage, low power, and small chip area. Of various conventional ADC architectures, the pipeline architecture has been widely employed to obtain the required performance of a 10 b resolution and a sampling rate exceeding 200 MS/s and simultaneously to optimize power consumption and chip area. The proposed ADC and the recently reported 10 b CMOS ADCs with a sampling rate exceeding 50 MS/s are compared in Fig. 1 [1]- [19] . As illustrated in Fig. 1 , most of the ADCs are based on a multi-bit-per-stage pipeline architecture with more than four stages guaranteeing high-speed operation due to a decreased closed-loop gain and a reduced load capacitance of inter-stage amplifiers. However, the power consumption and chip area of the ADCs may be increased with more pipeline stages and the static and dynamic performance may be considerably degraded due to input-referred errors and device mismatches from back-end pipeline stages [18] .
On the other hand, a two-stage pipeline architecture which decides 6 b and 5 b from each stage consumes less power and occupies smaller chip area than a multi-bit-perstage pipeline architecture due to the reduced number of amplifiers while it is difficult to achieve a sampling rate of 200 MS/s level at 10 b accuracy due to the high closed-loop gain and load capacitance of inter-stage amplifiers [13] . A parallel pipeline architecture has also been adopted to obtain a sampling rate of several hundred MHz [15] , [16] , [19] . However, the parallel pipeline architecture may increase the active die area and require additional circuit design techniques to reduce mismatches and offsets between independent channels.
Considering the above-mentioned design issues, the Nonlinear errors such as inter-stage offsets and clock feed-through errors in the SHA, the MDACs, and the flash ADCs are digitally corrected in the DCL by overlapping 2 b from 12 b raw codes to obtain 10 b outputs. The on-chip I/V references supply the MDACs and the flash ADCs with highly accurate and stable references, which are difficult to be implemented with off-chip references at this sampling rate of 200 MS/s. The on-chip decimator captures digital outputs of the prototype ADC at a full, a half, or a quarter conversion speed to minimize the transient noise which can be generated from the printed circuit board during measurements. 
Circuit Implementation

Two Versions of the SHA
One of the most critical circuit blocks to design low-voltage ADCs is the input sampling switch and amplifier in the SHA. The proposed wide-band low-noise SHA is implemented in two versions to maintain a 10 b resolution at 200 MS/s. The Version1 SHA, as shown in Fig. 3(a) , is composed of gate-bootstrapped NMOS sampling switches [20] .
The gate-bootstrapped sampling switches minimize the nonlinear distortion of sampled inputs due to switch onresistance variations depending on input signal levels by keeping the gate-source voltage of the NMOS switches constant (=V DD ) as described in Eq. (1) [21] .
The gate-bootstrapping circuit in a conventional CMOS ADC employs high-voltage devices with long channel and thick gate oxide in the transistors exposed to highvoltage stress to remove long-term reliability problems [12] , but it requires increased chip area and clock buffers. Particularly, when high-voltage devices for input/output protection circuits in this 0.13 µm CMOS process are employed in the bootstrapping circuits, the threshold voltage is increased and the switch overdrive voltage (V gs -V th ) is decreased rapidly. As a result, the SHA cannot handle properly Nyquist-rate input signals with 10 b accuracy and shows the simulated Effective Number of Bits (ENOB) of only 6 b level at 200 MS/s with 1 Vp-p input signals due to a high onresistance value. The proposed SHA employs 1.2 V nominal devices with a low threshold voltage of 0.3 V to 0.4 V level and a low-parasitic capacitance in the gate-bootstrapping circuits and sampling switches. Since the 1.2 V devices may still produce the oxide failure and breakdown effects due to a high voltage exceeding a supply voltage, the Version2 SHA employs the conventional CMOS sampling switches with a sufficiently low resistance as shown in Fig. 3(b) .
The conventional CMOS sampling switches tend to show signal-dependent distortion in sampled input signals due to switch on-resistance variations depending on input signals as calculated in Eq. (2) [21] . The distortion degrades the dynamic performance of the SHA. The Version2 SHA reduces the distortion by employing the CMOS sampling switches with a big enough W/L ratio appropriate for the required low resistance. The simulated and measured results show that both versions of the SHA achieve the target resolution of 10 b at 200 MS/s.
The proposed SHA is based on the conventional twocapacitor flip-around architecture to minimize power consumption and chip area at 10 b and a sampling rate of 200 MS/s. The magnitude of sampling capacitors is decided to be 0.8 pF considering the kT/C noise and the 10 b accuracy of 1 Vp-p input signals.
Highly Linear Signal-Isolated Completely Symmetric Capacitors
The MDAC capacitor mismatch is one of the most critical factors to affect the ADC static and dynamic performance. The capacitor mismatch is caused primarily by random errors and systematic errors. Random errors are caused by process limitations such as inaccurate etching and oxide thickness variations while systematic errors come from different parasitic capacitances between capacitors and neighboring signal lines. As sub-micron technologies develop, random errors decrease and systematic errors can be reduced by well-defined layout techniques without additional calibration schemes [22] , [23] . Three different MDAC capacitor layouts for the conventional 14 b ADCs are illustrated in Fig. 4 . All unit capacitors in the Type I layout of Fig. 4 (a) have a symmetrical structure and are enclosed by all the employed metals except the metals used for routing the top and bottom plates of capacitors [22] . The similar surrounding environment makes all the unit capacitors achieve high matching. The measured maximum Differential NonLinearity (DNL) and Integral Non-Linearity (INL) of this ADC are 1.03 LSB and 5.47 LSB, respectively.
Two different versions of the capacitor layout, Type II are 9.28 LSB and 1.80 LSB, respectively. The proposed all signal-isolated 3-D completely symmetric MDAC capacitor layout for improved linearity is shown in Fig. 5 , based on the Metal-Insulator-Metal (MIM) capacitor structure using all the 8 metal lines in a 1P8M CMOS process. Since this CMOS process employs the top metal layer as an interconnection line for the top plate of capacitors, capacitor mismatch caused by parasitic fringing capacitances of the top plate cannot be reduced. On the other hand, the layout in Fig. 4(c) may have still the capacitor mismatch caused by a different interline parasitic capacitance at region "C" when some specific signals pass through the lines connecting the bottom plate of each unit capacitor. Capacitor mismatch can be reduced further by the proposed layout as indicated by "D" in Fig. 5 , where additional metal lines connected to a fixed internal bias voltage are laid out between signal lines connecting the capacitor bottom plates.
The proposed 4 b MDAC based on the improved capacitor layout uses the Merged-Capacitor Switching (MCS) technique [10] to reduce the number of required unit capacitors by a half. The unit capacitor sizes of the first and second MDACs are 100 fF and 60 fF, respectively, considering the required kT/C noise and the 10 b matching.
On-Chip CMOS Current and Voltage References
The proposed ADC employs on-chip low-power I/V reference circuits to maintain 10 b accurate reference voltages at a sampling rate of 200 MS/s as shown in Fig. 6 . The current reference block (IREF) in Fig. 6 can calibrate a current mismatch of 30% level with 3 b IVCN digital pins and the total power consumption of the ADC is reduced to 5 µW with the Power-Off (POFF) control signal set to high.
On the other hand, the reference voltages connected to the ADC core tend to contain high-frequency transient glitches and switching noises due to repeated charging and discharging operations of MOS switches. In this work, simple integrated RC passive filters in the right side of Fig. 6 considerably reduce the glitches at the reference voltage outputs and minimize the settling time at a sampling rate of 200 MS/s without the large off-chip decoupling capacitors of several µF level. The resistor and capacitor sizes of the RC passive filters are 30 Ω and 100 pF, respectively. Moreover, an inductor of 2.5 nH and a stray capacitor of 700 fF are included for this package modeling. The simulation results in Fig. 7 show that the settling times at the REFTOP and REF-BOT nodes with the on-chip RC filters alone are 0.65 ns and 0.60 ns, respectively, while the settling times of two output nodes with both of the on-chip RC filters and 0.1 µF offchip decoupling capacitors are 0.84 ns and 0.77 ns, respectively. Moreover, the voltage levels at the reference output nodes are designed to be ±0.262 V which are bigger than the ideal voltage levels of ±0.25 V by 5% considering the voltage drop due to the resistance of interconnection lines for layout.
Prototype ADC Measurements
The proposed 10 b 200 MS/s ADC is fabricated in a 0.13 µm n-well 1P8M TSMC CMOS process. The proposed ADC has a limited number of required external pins such as inputs, outputs, and power supplies primarily for the use as a core IP block of high-performance integrated systems. The die photograph of the Version1 ADC employing gatebootstrapped sampling switches in the SHA is shown in Fig. 8(a) while the die photograph of the Version2 ADC employing CMOS sampling switches in the SHA is shown in Fig. 8(b) . The actual area of gate-bootstrapped sampling switches of Version1 is 240 × 135 µm 2 while the area of CMOS sampling switches of Version2 is 240 × 90 µm 2 . However, both versions of the prototype ADC have the same die size since other blocks than input sampling switches were designed and laid out identically for fair comparison. The functional blocks encircled by the bold continuous and dotted lines in Fig. 8 represent the PMOS and NMOS onchip decoupling capacitors, respectively. The on-chip decoupling capacitance of 300 pF level is needed to stabilize the top and bottom reference voltages and the internal signal common voltage while the on-chip decoupling capacitance of 180 pF is integrated on the idle space of the ADC to reduce glitches from analog and digital power supplies.
The prototype ADC occupies an active die area of 1.8 mm 2 (=1.32 mm × 1.36 mm) and dissipates 83 mW at 1.2 V and 200 MS/s. The measured DNL and INL of the Version1 prototype ADC employing gate-bootstrapped sampling switches are within 0.38 LSB and 0.48 LSB. The Version2 ADC employing CMOS sampling switches in the SHA shows the maximum DNL and INL of 0.24 LSB and 0.35 LSB as illustrated in Fig. 9 . From the standpoint of static linearity performance, the Version2 ADC employing CMOS sampling switches is a little bit better than the Version1 ADC. Table 1 summarizes the performance comparison of the proposed ADC and the recently published pipeline CMOS ADCs with a 10 b resolution and hundreds of MS/s. As shown in Table 1 , the proposed ADC demonstrates almost The typical signal spectrum of the Version2 prototype ADC employing CMOS sampling switches is measured with a 10 MHz input frequency at a sampling rate of 200 MS/s as plotted in Fig. 10 . Digital output data are captured at a quarter rate of the full conversion speed of 200 MHz by the on-chip decimator to minimize digital coupling noise.
The measured dynamic performance of the prototype ADCs is summarized in Fig. 11 . The Signal-to-Noiseand-Distortion Ratio (SNDR) and Spurious-Free Dynamic Range (SFDR) of the Version2 ADC employing CMOS sampling switches in Fig. 11(a) are measured with different sampling rates up to 250 MS/s at a 10 MHz differential input. The SNDR and SFDR are maintained over 54 dB and 67 dB up to a sampling rate of 200 MS/s. With a maximum sampling rate of 250 MS/s, both of the SNDR and SFDR are maintained above 48 dB and 61 dB which are reduced by 6 dB compared to a 200 MS/s sampling rate. The SNDR and SFDR of the Version2 ADC employing gatebootstrapped sampling switches in Fig. 11(b) are measured with increasing input frequencies at the sampling rates of 200 MS/s and 250 MS/s. With input frequencies increased to the Nyquist frequency, the SNDR and SFDR are maintained above 50 dB and 63 dB at 200 MS/s and above 43 dB and 56 dB at 250 MS/s, respectively. Both of the two Versions of the prototype ADC show the similar dynamic performance. The measured performance of the prototype ADCs is summarized in Table 2 .
Conclusion
This work proposes a 10 b 200 MS/s 1.8mm 2 83 mW 0.13 µm CMOS ADC for high-quality video system applications such as next-generation DTV, radar vision, and wireless communication systems such as WLAN, WiMax, SDR, LMDS, and MMDS. The following circuit design and layout techniques are considered to obtain the required target performance.
First, the proposed ADC employs a three-stage pipeline architecture to optimize resolution and low power dissipation at 200 MS/s. Second, the wide-band low-noise input SHA employs two versions of input sampling switches, gate-bootstrapped switches and CMOS switches, for performance verification and comparison. As both versions of the SHA show 10 b input accuracy with similar static and dynamic performance at 200 MS/s, the ADC version based on CMOS switches occupying smaller area may be more efficient in this level of 10 b and 200 MS/s. Third, the improved all signal-isolated 3-D completely symmetric layout technique is proposed in two MDACs to minimize capacitor mismatch by isolating each unit capacitor from all neighboring signal lines with all the employed metal lines and by placing extra internal metal lines between signal lines connecting the bottom plate of each unit capacitor. In addition, the ADC has on-chip low-power I/V references with optional off-chip voltage references. The on-chip PMOS and NMOS decoupling capacitance of 500 pF level is integrated to minimize coupling noise.
The prototype ADC in a 0.13 µm 1P8M CMOS process shows the measured DNL and INL within 0.24 LSB and 0.35 LSB while the ADC shows a maximum SNDR of 54 dB and 48 dB and a maximum SFDR of 67 dB and 61 dB at 200 MS/s and 250 MS/s, respectively. The ADC occupies an active die area of 1.8 mm 2 and consumes 83 mW at 200 MS/s and a 1.2 V supply.
